

Diagram illustrating a pixel circuit (10) structure. The circuit includes an SRAM DRIVER (4), a Y DRIVER (3), and an X DRIVER (2). The SRAM DRIVER (4) and Y DRIVER (3) provide inputs to the SRAM BUILT-IN PIXEL PORTION (1). The X DRIVER (2) also provides an input to the SRAM BUILT-IN PIXEL PORTION (1). The entire circuit is labeled 10.

FIG.3




FIG.4

CIRCUIT CONFIGURATION	POWER SOURCE VOLTAGE		SRAM DRIVE
	VDD	VSS	
<ul style="list-style-type: none"> <li>• X DRIVER</li> <li>SHIFT REGISTER</li> <li>DATA LATCH</li> <li>GRADATION VOLTAGE SELECTION UNIT</li> <li>SIGNAL LINE OUTPUT UNIT</li> </ul>	XVDD	GND	UNREQUIRED
<ul style="list-style-type: none"> <li>• Y DRIVER</li> <li>SHIFT REGISTER</li> <li>LEVEL SHIFTER</li> <li>SCAN LINE OUTPUT UNIT</li> </ul>	YVDD YGVDD YGVDD	GND YGVSS YGVSS	REQUIRED REQUIRED REQUIRED
<ul style="list-style-type: none"> <li>• SRAM DRIVER</li> <li>SRAM CONTROL SIGNAL GENERATING UNIT</li> <li>SRAM INVERTER POWER SOURCE UNIT</li> </ul>	YGVDD SVDD	YGVSS SVSS	REQUIRED REQUIRED

FIG.5




FIG.6

